[J-core] Linux on J1?

[Rob Landley]

On 08/02/2016 03:38 PM, Rich Felker wrote:
>> But I thought Niishii-san implemented cmpxchg using some of the existing
>> cache line invalidation logic?
> 
> There's a minimal interaction of cas.l with the dcache when it's
> enabled, mainly to make sure there are no intervening changes between
> the compare and the swap I think. But this is not using cache to
> implement cas.l; it's just making the cache behave correctly with
> respect to locked operations from one core.
> 
> I've proposed that we could weaken the memory model by switching the
> dcache snoop logic not to invalidate lines when the other core writes,
> but rather just flag them for invalidation at the time of the next
> cas.l.

Then how do atomic writes work ala RCU?

> Rich

Rob